In this paper we propose a low-complexity design concept for COFDM-based wideband system. First the advantage of wideband Coded Orthogonal Frequency Division Multiplexing (COFDM) system containing higher tolerance to carrier frequency offset (CFO) technology has been widely accepted in many communication estimation error is introduced, and hence the synchronizer systems due to both bandwidth efficiency and robustness to channel complexity can be efficiently reduced based on performance distortion. This opens a great of opportunities for SoC society to deal consideration. Second the complexity reduction of QPSK-COFDM with design complexity by exploiting benefits of giga-scale system is presented, the reduced SNR range and phase-processing integration. In this paper, we'll first review the general design can save computations in both symbol timing detection (STD) and concept of COFDM systems and then highlight several key issues in channel equalization, leading to a low-cost and acceptable system SoC realization. Then a system-level design flow by taking into solution. For low power consideration, we suggest an adaptive account both performance indices and hardware complexity will be decoder based on channel conditions, and many redundant operations introduced. Several core modules related to COFDM system will can be reduced. To achieve high-throughput, the parallel decoder also be addressed to see how better solutions can be achieved, architectures that are quite area efficient are presented for Viterbi especially for wireless applications. Finally two case studies on decoders and LDPC decoders. Based on the proposed low-WLAN and OFDM-UWB will be discussed to demonstrate our complexity scheme, the power efficiency of COFDM chips, defined proposals as well as to provide some directions for further research.
INTRODUCTION
The paper is organized as follows. System block diagram of the Coded orthogonal freqenc.diiM) proposed COFDM SOC are described in section 2. The complexityCoe orhgoa frqec diiso mutplxn .COFD saving schemes are described in section 3. Syrstem performance and technique is widely used for high-speed wireless systems such as sain scmes are described in section s performan ed wireless local area network (WLAN), digital video broadcasting bchp summary are respectively shown in sections 4 and 5 followed (DVB), and ultra-wide band (UWB) system [1 ]- [4] . It provides high by the conclusion i section 6 data rate and high channel capacity; for example 54Mb/s and 480Mb/s data rate can be respectively delivered in 20MHz-2. SYSTEMBLOCKDIAGRAM bandwidth IEEE 802.1 la WLAN and 528MHz-bandwidth UWB. In 54Mb/s WLAN system, BPSK/QPSK/16-QAM/64-QAM FIGURE 1 shows the block diagram of the proposed COFDM constellations are supported and so the wide range of SNR condition baseband transceiver. The upper blocks are transmitter modules to and the synchronization sensitivity of 64-QAM are the most focused generate the COFDM signal to satisfy the system specification, and due to the requirement of high-complexity synchronizer and channel the lower blocks are receiver modules to recover the signal and solve equalizer [1]- [2] . As data rate migrates to 480Mb/s UWB [5] , both the channel distortion. Note that IFFT and FFT can be shared by wide bandwidth and supported QPSK constellation make the system transmitter and receiver in half-duplex mode. In the receiver, the less sensitive to synchronization error. To further enhance system synchronizer detects the symbol timing and CFO with the signal performance, efficient error-control codes are often employed. correlation results. Moreover, the channel equalizer solves the Convolutional codes and their concatenation with Reed-Solomon channel frequency response (CFR) and phase error caused by CFO codes that have been exploited in communication systems provide a estimation error and sampling clock offset (SCO) with the pilot superior error correction capacity while keeping a reasonable coding phase error tracking (PET). The computations of conventional complexity. Low-density parity-check (LDPC) codes and synchronizer and channel equalizer are done with complex divisions Convolutional codes, which can reach a capacity approaching and multiplications which dominate the baseband processor performance by iterative decoding algorithm, are undoubtedly the complexity. In channel codec, the design is very critical in bit error most popular research topics recently. However, the increasing rate (BER) performance, and channel decoding algorithm is quite demand of high speed data transmission causes the difficulty in computational intensive, especially those approaching Shannon limit. decoder circuit design while considering low power and low cost The large amounts of probabilistic message passing also cause constraints. Therefore, according to the target systems, we consider enormous memory accesses. In WLAN applications, the low power different solutions to achieve better performance through system-Viterbi decoder [6] is applied and at most 75% memory accesses in level optimization and key modules as well. With these solutions, the survivor memory can be eliminated. For high speed requirement [5] , COFDM baseband transceiver can have opportunities to overcome a high-radix ACS structure [7] is investigated to achieve over 1 Gb/s the challenges of high throughput and low power under system data throughput. On the other hand, a high performance LDPC codec performance requirements.
[4], [8] FIGURE 4 . We can find a synchronizer with reduced 75% complexity can achieve an acceptable SNR loss (-0.3dB).
Low-Complexity CFO Estimation for Wideband System
In COFDM system the signal is seriously distorted by inter- : FIGURE 3 . On the other hand, the QPSK( constellation also implies the UWB can be higher than that of WLAN in the same SNR-loss complexity reduction of channel equalizer. In conventional channel constraint. The SNR-loss curves explain the CFO estimation of equalizer both divider and multiplier occupy about 6000 hardware wider-band system is allowed to be more error tolerant, and the cost. Since the QPSK( signal can be de-mapped with just the phase required design complexity can be reduced. Based on this wideband information, a divider-and-multiplier-free channel equalizer can be feature, a low-complexity synchronizer such as data-partitioned- two codewords and minimizes the routing congestion issues with the efficiently saved when system migrates from WLAN to UWB. In register exchange approach. The message memory is divided into addition, a new version with dynamic sampling and I/Q mismatch four blocks, and an additional temporal block (TMP) is included to compensation is proposed for the 480Mb/s multi-band (MB)-OFDM simplify the data switch. Additionally, the data rescheduling UWB chip in 0.13gm CMOS process. It consumes only 31.2mW for minimizes the signal routing between datapaths and memory units as the MODEM part, resulting in power efficiency of 0.065mW per shown in FIGURE 5. Consequently, the chip becomes smaller due to Mb/s [11] .
the increased chip density. From simulation results, the 0.13-gm chip reaches the maximum 5.92Gb/s data rate with 13.5mm2 area and 268mW power consumption; the chip density is about 75%o. 6 . CONCLUSION reach better power efficiency while maintaining acceptable system transmission performance. In addition, core modules also reach In this paper, we have addressed the SoC design flow for better design efficiency by taking into system behavior. Currently a COFDM wireless communications systems. At system level, a trade-memory-based system architecture is explored to provide COFDMoff between performance and computational complexity is done SoC solutions to solve multi-standard and multi-channel applications. through a system simulation platform. Then all core modules are designed under target system architecture to reach better performance Acknowledgement: The authors would like to thank many indices, especially in low-power issue. Research results with two test colleagues in Si2 group of NCTU for many fruitful discussions in vehicles on WLAN and COFDM-UWB show that our proposal can both WLAN and UWB projects. The silicon shuttle service from UMC is acknowledged as well. 
